EPM7128SQC100-10N

5V, 100-Pin, PQFP, PLDs

Rated 5 Rating 5 | reviews | Write a review

Price:: US $4.50~10.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $4.50~10.00

PartNumber:: EPM7128SQC100-10N

Brand:: Altera Corporation - ALTR | Pack: PQFP | D/C: 09+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. CoCo's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-04-27

From Other Seller

Part Number:EPM7128SQC100-10N
US $4.50 - 10.00
EKXG401ELL6R8MJ16S

US $5.00 - 5.00 / Piece
(0) Remove
TMS320C6414TBGLZA7

US $58.00 - 65.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The EPM7128SQC100-10N is a high-density, high-performance PLD. It is based on Altera’s second-generation MAX architecture. Fabricated with advanced CMOS technology, it provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz.

Parametrics

Absolute maximum ratings: (1)VCC, Supply voltage: –2.0 to 7.0V when with respect to ground; (2)VI, DC input voltage: –2.0 to 7.0V; (3)IOUT, DC output current, per pin: –25 to 25mA; (4)TSTG, Storage temperature: –65 to 150 ℃ when No bias; (5)TAMB, Ambient temperature: –65 to 135 ℃ when under bias; (6)TJ, Junction temperature: max=150℃ when ceramic packages, under bias; max=135℃ when PQFP and RQFP packages, under bias.

Features

Features: (1)High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAXR architecture; (2)5.0-V in-system programmability (ISP) through the built in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in MAX 7000S devices; (3)Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S devices; (4)Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S devices with 128 or more macrocells; (5)Complete EPLD family with logic densities ranging from 600 to 5,000 usable gates (see Tables 1 and 2); (6)5-ns pin-to-pin logic delays with up to 175.4-MHz counter frequencies (including interconnect); (7)PCI-compliant devices available.